b53da72feba6690ba1f6ababc734d925

Микросхема SN74HC166N, ИР10

Поставка электронных компонентов в Самару

38,22 руб.

x 38,22 = 38,22
Сроки поставки выбранного компонента в Самару уточняйте у нашего менеджера
НаличиеСрок1шт20шт50шт100шт1000шт5000шт10000шт50000шт
Склад №110-12 дней38,22руб.35,54руб.34,40руб.33,63руб.31,34руб.30,58руб.29,81руб.27,52руб.
НаличиеСрок1шт20шт50шт100шт1000шт5000шт10000шт50000шт
Склад №25-7 дней69,18руб.63,45руб.62,30руб.60,77руб.56,57руб.55,42руб.53,89руб.48,54руб.
НаличиеСрок1шт20шт50шт100шт1000шт5000шт10000шт50000шт
Склад №35 дней89,43руб.82,56руб.80,64руб.78,73руб.73,38руб.71,47руб.69,94руб.62,68руб.
НаличиеСрок1шт20шт50шт100шт1000шт5000шт10000шт50000шт
Склад №47-10 дней45,86руб.42,04руб.41,28руб.40,13руб.37,46руб.36,69руб.35,54руб.32,10руб.
НаличиеСрок1шт20шт50шт100шт1000шт5000шт10000шт50000шт
Склад №55 дней88,29руб.81,41руб.79,50руб.77,59руб.75,29руб.72,62руб.68,80руб.61,92руб.

Характеристики

SN74HC166N, ИР10The SN74HC166N is a 8-bit parallel-load Shift Register features gated clock (CLK, CLK INH) inputs and an overriding clear (CLR) input. The parallel-in or serial-in modes are established by the shift/load (SH/LD) input. When high, SH/LD enables the serial (SER) data input and couples the eight flip-flops for serial shifting with each CLK pulse. When low, the parallel (broadside) data inputs are enabled and synchronous loading occurs on the next clock pulse. During parallel loading, serial data flow is inhibited. clocking is accomplished on the low-to-high-level edge of CLK through a 2-input positive-NOR gate permitting one input to be used as a clock-enable or clock-inhibit function. Holding either CLK or CLK INH high inhibits clocking, holding either low enables the other clock input. This allows the system clock to be free running and the register can be stopped on command with the other clock input. CLK INH should be changed to the high level only when CLK is high.

• Outputs can drive up to 10 LSTTL loads
• Typical tpd = 13ns
• Synchronous load
• Direct overriding clear
• Parallel-to-serial conversion
• 80µA Maximum low power consumption
• ±4mA Output drive at 5V
• 1µA Maximum low input current